Image Processing Pipeline in 7min

...
Xilinx demos its SDSoC Design Environment promising a quick path from C++ algorithms to FPGA hardware:

...
1:01 PM