Image Processing Pipeline in 7min ... Xilinx demos its SDSoC Design Environment promising a quick path from C++ algorithms to FPGA hardware: ... Email ThisBlogThis!Share to XShare to Facebook